High Efficiency Light-Emitting Transistor with Vertical Metal–Oxide Heterostructure

Xiang Liu,* Wenjian Kuang, Haibin Ni, Zhi Tao, Jianhua Chang, Qinquan Liu, Junxiang Ge, Chi Li,* and Qing Dai*

The monolithic integration of light-emission with a standard logic transistor is a much-desired multifunctionality. Here, a high-efficiency light-emitting transistor (LET) employing an inorganic quantum dots (QDs) emitter and a laser-annealed vertical metal–oxide heterostructure is reported. The experimental results show that the peak efficiency and luminance of this QDs LET (QLET) are 11% and 8000 cd m\(^{-2}\), respectively at a monochromatic emitting light wavelength of 585 nm. As far as it is known, these are among the highest values ever achieved for LETs. More importantly, the QLET exhibits an ultrahigh electron mobility of up to 25 cm\(^2\) V\(^{-1}\) S\(^{-1}\), a lower efficiency roll-off (7% at high 3000 cd m\(^{-2}\)), and excellent stability with long-duration gate stress switching cycles. Additionally, this approach is compatible with those used in conventional large-area silicon electronic manufacturing and can enable a scalable and cost-effective procedure for future integrated versatile displays and lighting applications.

1. Introduction

Light-emitting transistors (LETs) integrated with transistor and display pixels (especially for organic light-emitting display (OLED)) has emerged during the past few years due to their light-emitting/display properties and standard logic multifunctionality.[1–4] In contrast to a conventional planar transistor, light emitting transistors have been demonstrated with a combination of N-type and P-type transport semiconductor components, especially that made of organic materials.[1,4] So far, the vast majority of OLET devices with organic semiconductor channel shows unique light-emitting properties such as relatively high external quantum efficiency (EQE), perfect recombination ratios without light absorption by the metal electrodes,[5,6] and good electrical performance.[7–11] Light-emitting devices using high photoluminescence quantum yield (PLQY) QDs as inorganic crystalline emission sources has many inherent advantages, such as size-tunable emission wavelengths, narrow emission line-widths (<60 nm), high quantum efficiency (5–20%) even at ultrahigh luminance (50 000 cd m\(^{-2}\)),[12–15] and high external quantum efficiency (EQE). Unfortunately, demand for high device mobility or current density (usually ten times more than that of OLED) is the only crucial difficulty for QDs LET (QLET) fabrication. It is suspected that organic semiconductor cannot provide such high motility. Therefore, few reports about integrated QLET have revealed how to increase device’s efficiency roll-off point. Several inorganic materials, such as ZnO and TiO\(_2\) nanoparticles (NPs), have been utilized as QLED’s electron-transport layers (ETLs) and hole blocking layers, even though these discrete and non-uniform NPs’ layers are not appropriate candidates for high device mobility transistor.[16] This difficulty results from the low mobility of the NPs layer and high leakage current from solution processing as well as a low electron tunneling efficiency.[17]

Recently, other nonplanar transistors in reported letters based on inorganic heterostructure (such as CdS[18] and metal–oxide (indium zinc oxide (IZO),[4] zinc tin oxide (ZTO)[5]) shows very high mobility (13–20 cm\(^2\) V\(^{-1}\) S\(^{-1}\)) and luminescence intensity (500 cd m\(^{-2}\)) at relatively high EQE (10–20%) with excellent gate’s modulation capability, and it is possible to develop QLET with these semiconductor components. Moreover, emitting light can only escape at the edge of these devices’ channel (<30 µm lighting zone), the performance of which can be improved by using vertical metal–oxide heterostructure with deposited...
interlayer in the channel. In vertical QLET device, the gate terminal can also modulate the carriers’ injection efficiency to light emitting center, regulate the drain-source current and filter some noise dark current from source electrode through this intrinsic vertical heterojunction. Meanwhile, as a popular ETL in QLED stack, ZnO NPs can guarantee efficient electrons’ injection and hole blocking capabilities, which also have an excellent lattice matching and less trap states contacted with similar zinc-related material (indium gallium zinc oxide, IGZO). Additionally, EQE can also be increased by introducing light emitter made of high-efficiency inorganic QDs associated with this metal–oxide heterostructure.

To accommodate this key feature of QLET, the most popular high mobility oxide semiconductor IGZO and vertical heterostructure architecture are employed in this manuscript, which can provide a high current density and makes the fabrication of a QLET device possible due to its extraordinary electrical performance, such as high mobility (17–45 m² V⁻¹ S⁻¹), low off current, low threshold voltage, high subthreshold slope (SS), and high on/off ratio. As reported in previous research on OLET devices, sputtered thin metal layer or certain spin-coated nanoelectrodes (such as indium tin oxide (ITO) or graphene) at the channel area are applied in some vertical LETs to increase lighting area. Therefore, in this vertical transistor, ≈30 nm Ag was sputtered within laser annealed IGZO clusters channel to increase lighting area in one hand and guarantee sufficient contact between active layer (IGZO) and ETL (ZnO NPs). The top-view and cross-sectional scheme of this nonplanar QLET of CdSe/ZnS QDs which illustrates a discerning feature with a narrow emitting peak at 585 nm. It also indicates that QDs can be an excellent light emitting center with high PLQY (>80% for our QDs) and pure monochromatic light. Furthermore, with illuminated at ultraviolet-to-green wavelengths light, QDs can absorb photons and generate electron–holes’ carriers. To provide a preliminary investigation with charges’ transport through quenching of light emission, time-dependent photoluminescence (PL) excited at 400 nm UV lamp was investigated to show the radiative lifetime of pristine QDs reference and its composites (QDs/ZnO NPs and QDs/ZnO/IGZO, can be seen in scanning electron microscope (SEM) image of Figure 2b). In the present investigation, the light emission decay kinetics of these nanocomposites on Si/SiO₂ substrates are shown in Figure 2c and can be fitted fist-order exponentially under room temperature. The time constants of τ are at 5, 4.1, and 2 ns respectively for QDs reference, QDs on ZnO NPs layer, and QDs on ZnO NPs/IGZO hybrid layer. It is clearly seen from Figure 2c that light emission of QDs on ZnO NPs/IGZO surface decays much faster, which leads to a clear indication of charges’ transport from excited QDs. Moreover, the faster free photocarrier’s lifetime of QDs/ZnO NPs/IGZO composite appears due to this facilitating carrier’s quenching at interface, because IGZO has much higher mobility than ZnO NPs. These are preliminary findings for charge’s transport between the semiconductor components of this device. And more researches for the heterojunction and their impact on device performance will be specialized and exploited later.

2. Results and Discussion

In vertical transistor, the macroscopic device mobility, threshold voltage, and other electrical performances are dominated by the charges’ transport within the vertical heterostructure; that is, heterostructure can scatter carriers being transferred between drain/source electrodes, surface defects can lead to extra trap states, and heterojunction will act as carriers’ transport barrier. Figure 2a shows optical photoluminescence and absorption spectra are illustrated in Figure 1a–c demonstrate: poly-silicon gate/SiO₂ dielectric/IGZO channel layer/thin porous Ag contact/QLED stack/carbon nanotube (CNT) drain transparent contact. This metal–oxide heterostructure and charge transfer within interface are developed and studied by using metal–oxide–semiconductor (MOS) structure. Thanks to the bandgap extension of ZnO NPs and the charge transfer heterojunction between IGZO and ZnO NPs, the QLET possesses an excellent gate modulation capability with high mobility and stability. Additionally, high-efficiency inorganic QDs emitter also benefits from this and achieves good luminance, high EQE, and low efficiency roll-off.
microscope (AFM), as shown in Figure 3a. Many grains or clusters (height is around 30 nm as shown in AFM image of Figure 3a) remarkably emerged due to sintering process by lasers’ annealing. It indicates that crystallized phase of as-deposited amorphous IGZO film was changed through this annealing process,\[30,31\] which can also be demonstrated by X-ray diffraction patterns in Figure S2 (Supporting Information) to reveal IGZO film’s crystallization by the intensity peaks. With increasing of annealing laser’s luminous energy, appear of typical sharp diffraction peaks implies crystallization of IGZO especially at laser’s 350 mJ cm\(^{-2}\) high energy density. A conformal sputtering process was carried out to deposit thin Ag electrode and form a porous source electrode (can be seen in SEM image of Figure S4b in the Supporting Information). This source terminal can drive electrons toward QDs emitter along nanocluster (according to device architecture and carriers’ flow in Figure 3c). Due to the principle of charge conservation, top-assigned multi-wall carbon nanotube (MWCNT) can also provide same amount of holes and cause electron–hole recombination in QDs emitter to generate extra light as shown in Figure 3c.

As witnessed in Figure 3d,e, the QLET’s transfer and output characteristics are measured and plotted, where this device’s mobility can be calculated by following expression:

\[
\text{mobility} = \frac{\mu = \frac{1}{C_{ox}} \frac{V_{DS}}{W \cdot L} \frac{dI}{dV_{GS}}}
\]

where \(C_{ox}\) is the oxide capacitance per unit area, \(W\) and \(L\) are the width and length of the channel, respectively, and \(I\) and \(V_{GS}\) are the drain current and gate-source voltage, respectively.
\[ \mu = \frac{L}{W} \frac{1}{C_{Si V_{SD}}} \frac{\partial I_D}{\partial V_G} \]

\( L \) and \( W \) are the sizes of the channel, \( V_{SD} \) is set up as 7 V, and \( C_i \) is the geometry capacitance of the gate insulator. The partial differential of drain current \( I_D \) with gate voltage \( V_G \) can be calculated by the transfer IV characteristics. As can be seen in Figure S4a in the Supporting Information, depositing 30 nm thick Ag can combine the best of transistor to attain excellent electrical performances such as device electron mobility (25 cm\(^2\) V\(^{-1}\) S\(^{-1}\)), SS (1.8 V Dec\(^{-1}\)), threshold voltage (5 V), and on/off ratio (\( \approx 10^3 \)).

As shown in the comparable transfer curve of the QLET (Figure S4c, Supporting Information), \( V_{DS} \) has an enormous impact on the performance of the QLET (low on/off ratio and high SS). More specifically, with a high \( V_{DS} \), the modulation phenomenon of the gate terminal is not obvious, as a high \( V_{DS} \) usually causes a high off current while the device reaches saturation.

Simultaneously, \( V_{DS} \) is held from 0 to 12 V with sweeping gate voltage between 0 and 30 V, as witnessed in output characteristics of Figure 3e. The distinct cut-off and linear regimes can be observed in this gate range. But obviously, this LET cannot reach saturation regime because the limit of current in QDs emitter layer. Figure 3b schematically explains the current modulation mechanism of the vertical QLET from the heterojunction's bandgap alignment of this vertical transistor. When a negative bias is applied (especially lower than equilibrium voltage, \( V_G < V_b \)), this field effect transistor can work at inversion state, more minority holes can gather at IGZO semiconductor. The bend of bandgap can decrease conduction band \( (E_C) \) of IGZO and increase the electron's transport barrier height. When a positive gate bias (especially higher than flat band voltage, \( V_{GS} > V_{fb} \)), this transistor works at accumulation state, more electrons can be induced and accumulated in IGZO semiconductor. It is evident from the increase of \( E_C \) (IGZO), and decrease of barrier height to benefit electrons' injection.

The photographs of the illuminating QLET illustrate that the brightness of QLET can increase with gradually applying higher gate voltage as shown in Figure 4b. Note that a large lighting area (4 mm\(^2\)) can be achieved using this vertical transistor structure. This value is much higher than the usual lighting area of reported OLET listed in Table 1.
(response time < 10 ms) is also examined in Figure 4d, which shows an excellent optical following property with proportional to electrical gate signal. It attaches great significance to future high frequency and resolution display application. The last but not the least, attributed to the gate compensate effect, on-state drain current can be regulated with better stability than that of off-state drain current (without gate bias) in a long period. It is difficult to guarantee that all the pixel has the same turn-on voltage with large-area solution-processes, and which can cause nonuniformity of lighting or display. Therefore, except for driving functionality, at some large-scale display applications with mentioned solution-process, the vertical QLET structure can be applied to compensate lighting cells’ current. It can make sure that all the pixels can emit light and be of similar luminance.

To fully analyze the operating mechanism of QLET and this metal–oxide heterostructure, the same plasma enhanced chemical vapor deposition (PECVD) and radio-frequency (RF) sputtering methods are utilized to deposit SiO$_2$ and IGZO over the patterned ITO glass substrate as shown in Figure 5a and Figure S2a (Supporting Information). It can selectively rule out the influence of heavy doped P-type silicon substrate and research C–V characteristics of MOS part in this device. Usually for other reported LETs, researchers directly introduce one insulator, which plays an important role in gate modulation. Strictly speaking, the gate modulation structures of those reported vertical LETs\cite{20,25,29} are more accurately called as metal–insulator–metal (MIM) structure. On the contrary, the IGZO interlayer in our work helps to construct a MOS structure, which is measured and compared with an MIM structure counterpart as shown in Figure 5c and Figure S4 in the Supporting Information. The C–V curves of MOS capacitors can be used to resolve the corresponding kink transfer current behavior of vertical transistor as illustrated in Figure 5c. A positive flat-band voltage ($V_{fb}$) is induced by the work function difference between ITO and N-type IGZO. And a small normalized inversion capacitance is brought about by the minority holes which are too slow to accumulate at SiO$_2$/IGZO interface with responding to such quick 1 MHz gate modulation in time.

Interestingly, compared with annealed IGZO sample, a negative shift of $V_{fb}$ and a positive shift of $V_E$ (voltage at equilibrium state, green curve in Figure 5b) can be observed in as-deposited

Table 1. Summary of the electrical and optical properties of LETs.

<table>
<thead>
<tr>
<th></th>
<th>Mobility [cm$^2$ V$^{-1}$ S$^{-1}$]</th>
<th>$V_{th}$</th>
<th>Luminance [cdm$^{-2}$]</th>
<th>EQE [peak]</th>
<th>Lighting zone</th>
<th>FWHM [nm]</th>
<th>Ref.</th>
</tr>
</thead>
<tbody>
<tr>
<td>This QLET</td>
<td>25</td>
<td>5 V</td>
<td>8000</td>
<td>11%</td>
<td>4 mm$^2$</td>
<td>60</td>
<td></td>
</tr>
<tr>
<td>High-k OLET</td>
<td>0.42</td>
<td>-11 V</td>
<td>300</td>
<td>3%</td>
<td>=50 μm$^2$</td>
<td>&gt;200</td>
<td>[3]</td>
</tr>
<tr>
<td>PBTIT QLET</td>
<td>0.0252</td>
<td>-60 V</td>
<td>740</td>
<td>0.3%</td>
<td>=500 μm$^2$</td>
<td>90</td>
<td>[33]</td>
</tr>
<tr>
<td>GdO OLET</td>
<td>19.5</td>
<td>15</td>
<td>419</td>
<td>10$^{-5}$%</td>
<td>=35 μm$^2$</td>
<td>300</td>
<td>[18]</td>
</tr>
<tr>
<td>IZO OLET</td>
<td>13</td>
<td>17</td>
<td>n/a</td>
<td>10$^{-9}$%</td>
<td>=40 μm$^2$</td>
<td>400</td>
<td>[4]</td>
</tr>
<tr>
<td>ZTO OLET</td>
<td>12.5</td>
<td>20</td>
<td>329</td>
<td>10$^{-9}$%</td>
<td>=25 μm$^2$</td>
<td>250</td>
<td>[5]</td>
</tr>
<tr>
<td>IGZO OLET</td>
<td>4.2</td>
<td>8 V</td>
<td>=2000</td>
<td>0.5%</td>
<td>=0.1 mm$^2$</td>
<td>120</td>
<td>[32]</td>
</tr>
<tr>
<td>ZnO/porous Si Naowire OLET</td>
<td>n/a</td>
<td>8 V</td>
<td>n/a</td>
<td>n/a</td>
<td>&lt;625 μm$^2$</td>
<td>150</td>
<td>[23]</td>
</tr>
</tbody>
</table>

Figure 5. a) Fabrication and photograph of IGZO/ZnO NPs MOS capacitor and vertical transistor, scale bar: 100 μm. b) C–V characteristics of MIS capacitor at high $f = 1$ MHz and transfer IV curves of vertical transistors with different IGZO layers. c) Trap densities of MOS capacitor’s trap states versus surface energy potential, with different structures extracted from C–V curves.
IGZO. Taken conjointly, a positive shift of $V_{fb}$ and $V_E$ of C–V curve (blue curve in Figure 5b) can be investigated after depositing annealed IGZO/ZnO NPs. This phenomenon can be explained by the schematic diagram of bandgap alignment in Figure S4b in the Supporting Information. The capacitor with as-deposited IGZO has more trap densities at interface. Consequently, the trap states contain negative charges at flat band state, but the trap states capture extra positive charges at inversion state. Comparatively, for the capacitor with annealed IGZO/ ZnO NPs, C–V curve (blue curve in Figure 5b) executes positive shift at both $V_E$ and $V_{fb}$. It proves that the major factor of these positive shifts is the increase of electrons derived from ZnO NPs due to the bend of bandgap at IGZO/ZnO NPs' interface.

Lastly, the underlying mechanism of bandgap’s bend driven by gate voltage can be explained and quantified through the surface voltage potential of IGZO interface ($\phi_S$). The charge densities at IGZO/SiO$_2$ interface can be extracted feasibly through classic extraction algorithm$^{[32]}$ from above measured C–V curves. By employing Gauss’s law, potential along profiles in the channel can be obtained as $\frac{\partial \phi}{\partial x} = \frac{\varepsilon_i}{\varepsilon_s} (V_{GS} - \phi_b)/d$, where $\frac{\partial \phi}{\partial x}$ is the surface potential along the width of the channel, $\varepsilon_i$ is the dielectric constant of insulator, $\varepsilon_s$ is the dielectric of the semiconductor channel and $d$ is the thickness of the insulator. And $\phi_b$ also can be calculated according to $V_{GS}$. Assuming that charge density in the capacitor is only caused by trap density without taking carrier’s mobility into consideration, the densities of different devices’ trap states can be extracted in Figure 5c. Due to the natural bandgap of IGZO is around 2.8 eV, when $\phi_b$ is 2.5 eV (near to $E_C$ of IGZO), electron’s accumulation at interface is saturated (IGZO can be equivalent to a metal electrode for all three devices under higher $V_G$). After performing an annealing process, the defects inside IGZO (such as oxygen vacancy, Zn distortion, and so on) can be improved and diminished. It can decrease the number of trap states whatever $\phi_b$ near to $E_C$ or $E_V$ (valence band) of IGZO. An important finding is that the extracted trap densities of MOS with IGZO/ZnO NPs are also as high as that of nonannealed transistor. It demonstrates that with annealed IGZO and ZnO NPs, many carriers can be transported from ZnO NPs to the transistor’s channel through clusters.

In order to research and explain the impact of metal–oxide heterostructure on the QLET’s performances, the different sizes of ZnO NPs are utilized as shown in Figure 6a. And the transfer IV characteristics of devices with different sizes of NPs are measured and plotted in Figure 6c. It is evident from that metal–oxide IGZO/ZnO NPs heterostructure plays an important role for modulating vertical transistor. In theory, the smaller ZnO NPs always have stronger spatial quantum confinement, which needs higher energy to create photogenerated carriers. PL intensity of ZnO NPs with different diameter can be checked in Figure S5 in the Supporting Information. The blue shift of QDs’ PL peak position can be observed with NPs’ diameter’s decreasing (20–2.8 nm). The bandgap of ZnO NPs can be broadened from 3 to 4.3 eV with NPs’ diameter’s gradually decreasing, while bandgap of IGZO is around 2.8 eV. Consequently, without efficient barrier offset between IGZO and ZnO NPs, device exhibit worse electrical performances with a bad SS (>5 V Dec$^{-1}$), threshold voltage (>11 V), and on/off ratio (<10$^2$).
as shown in the blue and black curves in Figure 6c. Thanks to this bandgap extension phenomenon with decreasing NPs' size, it can generate electron transport barrier between IGZO/ZnO NPs and achieve better transistor performances.

To further investigate the optical–electrical performance of the QLET, the electroluminescence (EL) intensity (Figure 6d) is measured by varying gate voltage, which demonstrates the effective gate modulation of the light emission. The EL spectra also follows the PL spectra of the QDs, primarily consisting of a 585 nm emission peak and full width at half maximum (FWHM) of 60 nm. This implies that the QLET also possesses unique monochromatic optical–electrical properties of high PLQY QDs with narrower FWHM to achieve high efficiency compared with previous reported OLET listed in Table 1. A negligible finding illustrated in Figure 6d is that the EL spectra of QLET can be broadened slightly under higher gate voltage, because more electrons are driven into ZnO NPs and can prevent from some excitons' recombination in ZnO NPs. As witnessed in PL intensity of ZnO NPs of Figure S5d in the Supporting Information and EL intensity of QLET with 5 nm ZnO NPs of Figure S5c in the Supporting Information, it can be confirmed that 2.8 nm ZnO NPs have stronger light-emitting due to quantum confinement which are of much wider FWHM. Finally, a conventional structure QLED device is also presented in Figure S5 (Supporting Information) and for comparison (without IGZO on a CNT/glass anode, with the same stack's structure and solution processing). Compared with this device, the heterojunction in the QLET can optimize the charge balance (lower the operating current at higher luminance, and excellent electrical performance.

4. Experimental Section

Bottom Gate Insulator and Zn-Related Semiconductor Device's Synthesis and Fabrication Process: Bottom gate transistors were fabricated on 2 in. N-type heavily doped silicon wafers (thickness: 400 µm, 0.02 Ω cm⁻¹). The standard RCA (Radio Corporation of America) cleaning method was utilized to remove organic contaminants, residual oxide, and ionic contamination. A silicon oxide insulator with a 250 nm thickness was deposited via a PECVD method, and the 60 nm IGZO active layer was formed by an RF magnetron sputtering process. The details of this technique were as follows: a ceramic target consisting of In₂O₃:Ga₂O₃:ZnO at a ratio of 1:1:2 with a 10 cm target-to-sample distance and Ar:O₂ = 90:4 gas flow ratio (RF power: 160 W, sputtering time: 200 s). Excimer laser annealing with a XeCl 308 nm ultraviolet source was carried out to crystallize and modify the IGZO film, as illustrated in Figure S2 in the Supporting Information. Then, a thin 30 nm silver (Ag) film was sputtered on the IGZO surface as the source electrode and cathode contact for the IGZO and ZnO NP layers. ZnO NPs were synthesized through a sol–gel method utilizing a blend of a 0.1 m zinc acetate dimethyl sulfoxide solution and 0.4 m tetramethylammonium hydroxide ethanol solution. After stirring for 1 h in an ambient atmosphere and centrifuging the products twice, the collected precipitate was dispersed in isopropyl alcohol to create a ZnO NP solution (20 mg mL⁻¹). The ZnO NP solution was first spin-coated at 4000 rpm for 40 s and then baked at a certain temperature (=130 °C) for 30 min to remove the solvents. Because the ZnO NP layer was the first spin-coated layer, the roughness and uniformity of this ETL were key for acquiring a high-performance top-emission QLET. Consequently, the morphology of the ZnO NPs is shown in Figure 2b, which displays a uniform 2.8 nm diameter.

Fabrication Process of QDs-Based Lighting Cell—Spin-Coating Process for QDs and Organic Components: CdSe/ZnS QDs were purchased from WuHan Jiayuan Ltd., which had a 4.8 nm diameter, 585 nm center wavelength, and 50 nm FWHM, as shown in Figure 2a. QDs with a 10 mg mL⁻¹ concentration as the emission layer were spin-coated on the ZnO ETL at 1000 rpm for 30 s and baked at 120 °C for cross linking. A conjugated polymer (poly[(9,9-diocetylfluorenyl)-2,7-diyl]-alt-(4,4'-biphenylene)]) dissolved in chlorobenzene with an 8 mg mL⁻¹ concentration was subsequently coated on the QD layer as the electron blocking layer. Finally, a poly(3,4-ethylenedioxythiophene):polystyrene sulfonate (PEDOT:PSS) electronic ink was spin-coated to act as the hole transport layer at 4000 rpm for 40 s and baked at 145 °C.

Fabrication Process of QDs-Based Lighting Cell—Dry Transfer Process of Top-Emission Transparent CNT Electrode: An MWCNT dispersed water solution was purchased from a commercial source (Nanjing Xianfeng Ltd.), which used sodium dodecyl sulfate (SDS) as a surfactant to guarantee well-dispersed MWCNTs in water. Then, a polyvinylidene fluoride membrane filter (pore size: 0.1 µm) was used to collect the MWCNTs after drying in an oven. Finally, this sample was immersed into pure water for 30 s to remove the SDS surfactant and dried in the oven again. The collected MWCNTs were available for the dry transfer technique, which were first adhered to the patterned PDMS stamp.

3. Conclusion

In conclusion, we developed a high-luminance, high-efficiency top-emission vertical QLET device, which can also be easily fabricated and integrated as an efficient module. It can be found from our research that by improving the IGZO/ZnO NPs heterostructure, the vertical transistor structure could generate a basic drain–source current modulation function with high mobility (25 cm² V⁻¹ s⁻¹), allowing the luminescence of the QLET to be regulated (>10⁶ on/off ratio) while the drain–source voltage is fixed. The QLET device we developed, which consists of solution-processed multilayers, shows excellent illuminating function with large lighting zone (2 mm) while the superior emissive properties (60 nm FHWM) of the QDs is preserved. The peak luminance and EQE measured are up to 8000 cd m⁻² and 11% respectively with a low efficiency roll-off (7% at 3000 cd m⁻²). It is anticipated that the development of QD-based transistors and LED applications based on a vertical transistor structure will be further improved with this promising technology. In particular, a versatile integrated display/lighting device in the future would benefit from the availability of a high-performance top-emission QLET directly fabricated on an opaque silicon substrate.
Immediately, the PDMS with MWNTs was impress on the top of the PEDOT:PSS layer by PDMS stamp with light pressure, where the thickness, transparency, and conductivity of MWNTs electrode can be affected by the contact pressure and duration.

**Characterization Methods and Instruments:** This QLET's photoelectrical characterization was performed inside nitrogen glovebox with keithley 4200scs multifunctional semiconductor analyzer and Photo-Research 655 meter with IVL EQE PC terminal measurement system to record electrical and luminance (EQE) data. Single lens camera Nikon D750 with 105 mm macro lens was used to take photos of QLET's lighting images. Moreover, electroluminescence spectrum was detected and plotted by Ocean Optics maya professional fibre spectrometer. Besides, PerkinElmer LSS photoluminescence spectrometer, Shinmadzu SPM9700 AFM, JEOL JEM2000EX TEM and FEI Sirion field-emission SEM were introduced to test PL/transmission spectra and AFM/TEM/SEM photographs for material's characterizations respectively.

**Supporting Information**
Supporting Information is available from the Wiley Online Library or from the author.

**Acknowledgements**
This work was supported by the National Natural Science Foundation of China (Grant No.11605082, 11374161, 11427808, 51602071), National Basic Research Program of China (2016YFA0202000), the Natural Science Foundation of Jiangsu Province (BK20160969, BK20160970), the Natural Science Foundation of the Jiangsu Higher Education Institutions of China (16KJB510020) and the Priority Academic Program Development of Jiangsu Higher Education Institutions (PAPD), and Beijing science and technology projects (Grant no. Z161100002116016).

**Conflict of Interest**
The authors declare no conflict of interest.

**Keywords**
high efficiency, high mobility, large area, light-emitting transistors (LETs), metal–oxide heterostructures, quantum dots (QDs)

Received: January 21, 2018
Revised: March 16, 2018
Published online: